4hsiuuc/-The fundamental constraints for fast-response buck converters for applications such as microprocessor power delivery are analyzed. with an emphasis on the role of the inductor. Optimnm values of ripple ratio, and thus inductor value, are calculated. Based on this analysis, microfabricated inductor designs are analyzed, and an inductor design is proposed with predicted performance including power density of 158 Wcm2 and 95% efficiency for an 8 MHz, 3.6 V to 1.1 V converter.
INTRODUCTION
Thc high currcnt rcquiremcnts (up to 100 A or more) of future microprocessors pose a new challenge for power electronics design. This current must be supplied efficiently at voltages near I V, and the voltage must remain stable dcspitc rapid changes in load currcnt. Circuit and control innovations [l] .
[ 2 ] , [3] havc bcen devcloped to improve performance in this application. In this paper, we asumc ideal control of a buck convcrtcr, and analyzc thc capability of the circuit to respond to a rapid load current step. We find that the inductor is associated with fundamental performance constraints, and thus is crucial to high-performance power delivery.
The second part of the paper then applies the analysis of converter performance to thc dcsign and evaluation of microfabricatcd thin-film inductors, as a tcchnology that has the potential to provide the performance necessary for niicroprocessor power delivery [3], [ 5 ] , [6] , [7] .
RIPPLE RATIO AND RESPONSE TO LOAD STEPS
Consider a buck converter supplying a load with a large current stcp (either increasing or decreasing). Wc assumc that advanccd packaging and interconnect designs have minimized stray inductance such that one lumped capacitor represents bypass capacitance and converter output capacitance. Additional voltage disturbances could be added to those discussed here to account for packaging inductance. The magnitude of the ripple current in the where I,, is peak-to-peak ac ripple current. and Iout is the output current of the converter.
An incrcasing or decreasing load currcnt step will result in an output voltage dip or rise, respectively. The direction of the load step affects the maximum possible output voltage change, except in the special c u e that the output voltage equals half the input voltage. With a converter output voltage lcss than half the input voltage. as would likcly be the casc for a convcrtcr supplying power to a low-voltage microprocessor, the worst-case output voltage deviation (AV) away from avcrage output voltage is duc to a load-currcnt step from fiill load-current to zero load-current. Iiicluding both voltage disturbances due to steady-state ripple and due to the load current step, assuming worst-case timing of the load step relative to thc convcrtcr switching. and assuming idcal control ofthc switchcs, we find the voltage excursion to bc where f is the operating frequency of the converter and C is the total bypass and output capacitancc. The derivation of this expression is shown in the Appendix. With a high ripple ratio. the steady-state ripple voltage dominates, and thc ripplc should be rcduced to rcduce AV. Howcver, lower ripple ratios (which correlate to a larger inductor) mean that the inductor current can only be changed slowly in response to a load step, and ripple should be increased to reduce AV. This trend can be seen in Fig. I , where AV is plotted as a function of 1 '~ for both positive-going and negative-going load steps. We see that there is an optimal ripple ratio which provides the smallest voltage deviation, which can be shown to be 0-7803-5692-G/00~$10.00 (c) 2000 IEEE A popular strategy to mitigatc thc effects of high ripplc ratios on output ripple is to use multiple parallel buck convcrters with switch phases interleaved [ 2 ] . Using an analysis method similar to the one dcscribcd abovc for a sintion for a dccrcasing load step is givcn by,
gle buck converter, we have determined the voltage deviation for a multi-phase buck converter. Assuinptions such as luniped inductances, capacitances, and ideal switching control were maintaincd; additionally cach phase was assumcd to havc the same dc current and the same ripplc ratio. Ideal switching during transients is assumed to turn whcrc A I is the output current load stcp, MI is thc total inductor currcnt ripplc slope durring stcady statc, and M2 is the increased slope generated by the ideal switching of all phases to rcspond to a load step. The correspoinding cquation for and increasing load step is:
on (or off) all phases in unison at the time of thc load transient.
Unlike in a single-phasc buck convcrtcr. thc point of worst-casc load transition docs not nccessarily occur at the switch transition in a multi-phase converter. During a load step the sum of the inductor currents slews at a faster rate than during normal output ripple, because of all the phases being turned on (or off) at once. For sufficiently high current slew rates, the difference in charge between load transients occurring at slightly different times is smaller than the amount of charge that flows in or out of thc capacitor in thc same period of timc from normal output ripple. This is illustrated in Fig. 2 . Areas AI and i12 (corresponding to charge) are roughly equal, and thus both produce similar voltagc deviations. However, before the load transition at time Ti occurs, the area A 3 produces an additional voltage deviation, causing the maxinium voltage deviation to occur if the load step happens closer to TI than to To. Thc time, AT. after To at which a load stcp produccs thc worst-case voltagc dcvia-
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Ripple Rabo
Thc voltagc transient can be calculatcd from the arcas of thc triangles in Fig. 2 . This can bc combincd with an expression for the initial voltage deviation at the worstcase load step time To + A T to calculate total worst-case voltage disturbance. as shown for one example in Fig. 3 .
From Fig. 3 we see that with a multiphase converter (four phases in this example), the minimum voltage disturbance occurs with very large ripple-in this case around a ripplc ratio of 22. Thus the choicc of ripplc in cl muitiphasc convcrter is, in practicc, constraincd by rippleinduced losses in the inductor and FETs rather than by considerations of voltage disturbance. The loss considerations in the inductor will be addressed in more detail in Section IV.
CONVERTER DEWN FOR FAST RESPONSE
We now return to addressing a single-phase converter. The analysis in Section I1 addresses the optimum ripple ratio to maintain stable output \Joltage given output load O-7803-56~2-6/OO/S10.00 (e) 2000 IEEE current stcps. We now examine other convertcr paramcters. If we select the optimum ripple ratio, and fix output currcnt and input and output voltages, (2) shows that AV is proportional to 1 /( Cf ). With the optimum ripple ratio selected, the only reiiiaining adjustment available to allow decreases in Ari andlor C is to increase frequency.
Thus. for high performance, we desire a circuit that operates at as high a frequency as practical. with a ripple ratio near thc value spccified by (3). As shown in Fig. 1 , thc optimum ripple ratio IS typically around two. This high ripple ratio mcans that thc inductor will have substantial ac current, and must have low ac losses in ordcr to make the converter operate efficiently. From the considcrations above, it is dcsirable to use as high a converter switching frequency as possible. €low-ever, both power MOSFETs and inductors are generally considcred to limit presently practical frcqucncics to about 1 M€lz. Fortunately, progress on both fronts IS likely to extend the practical frequency limit by perhaps an order of magnitude. For low-voltage converters, advanccd CMOS technology intended for digital VLSl can be applied to improving powcr switches; indeed, experimental and commercial integrated power converters often use standard CMOS processes for power devices. AIthough reviewing the state of the art in this area is beyond the scope of this paper, it should be noted that silicon on insulator (Sol) is one promising technology that would enable fast-switching power devices with low gate charge and would allow much higher fiequency converters. The remaining critical issue. however, is the development of power inductors that meet the requirements of both low losses with high ripple current and operation at highcr frequencies, in thc 5-10 MWz range. Thc inductors should also be compact, reliable, and inexpensive. The remainder of this paper is dcvotcd to devcloping inductor designs to meet these rcquiremcnts.
IV. INDUCTOR D E S~G N
In [6], a microfabricatcd inductor was proposed for similar applications. The inductor would be fabricated using proccssing similar to semiconductor manufacturing.
The design uses granular magnetic materials, a ne\-\ typc of soft magnetic materials, comprising nanoscale particle of magnetic metal in a cerainic matrix. These materials are characterized by high resistivities, high saturation flux densities, variable pcrmeabilitics. and low coercivitics [8], [SI, [lo] . [ 1 11. [ 121. Herc we 'analyze a dcsign based on similar techniques and geometries, but based on the optimal npplc ratio for a singlc-phase convertcr chosen abovc, rather than the arbitrarily chosen ripple ratio used in [6]. We also present refined design calculations, including a Fourier representation of the current wavefomi, as used in [7] , and consideration of more design variables.
For a given ripple ratio, the inductance required may be calculated as or, for the optimal ripple ratio (3): We now proceed to develop inductor designs based a design similar to that in [6] , as shown in Fig. 4 , to meet this inductance requirement. The design parameters for this "V-trench" inductor are length, width, core thickness, and core properties. We fix a maximum practical thickness for the core material of 10 pm [7] . The maximum thickness for core material is a preferred choice for most designs of interest because, with high resistivity, eddy losses are not a major factor. This leaves three free variables: the width of the inductor, the length of the inductor, and the properties of the magnetic material. In particular, the permeability ofthe core material is of interest, and one of the advantages of granular magnetic materials is that their permeability can be varied tlirough changes in material composition [ 131. The three parameters (width w,, length t~, and permeability p r ) must be chosen in such a way as to satisfy two constraints: avoiding magnetic saturation and matching the inductance specification (6). This leaves one free parameter that may be varied to effect a desirable tradeof'fbetween the primary performance parameters, which are efficiency and power density.
We choose to use the inductor width Ws as this free parameter. For a given choice of W,, we then select the permeability of the core material and the width ofthe inductor based on satisfying the constraints of saturation and inductance, respectively [6]. Each choice of width then results in a complete design. and by calculating the performance of these designs, we can generate a curve of possible performance. An important part of the performance calculation is the prediction of losses, which are calculated as the sun1 of four quantities: core eddy current losses, core hysteresis, conductor dc losses and conductor ac losses. Our calculation of these quantities. detailed below, uses conservative material assuiiiptions listed in Table l.
The core eddy-current loss and conductor ac loss calculation is similar to that described in [6], but improved by the use of Fourier analysis, as in [7] . The current waveform in the inductor is triangular and can be represented by a Fourier series. Each component's loss can be calculated and the results can be sumnied to increase the accuracy of the loss calculation. The hysteresis loss is considered insensitive to frequency, and so is excluded from the Fouricr analysis. The Fourier expansion for the current amplitude of the kth harmonic for the triangle waveform is where AIp, = r~I~~t . Corc eddy current losses are the sum of the losscs due to the five Fourier ac flux components (B,,,) , where W I ; is the frequency of the kth harmonic in radk and is the volume of the core. Eddy current losses may additionally be reduced by using inultiple core layers, N,. Granular magnetic materials have sufficiently high resistivity to make the use of multiple layers unnecessary. The core hysteresis loss is modeled as 3 4 Pcore-hysteresis = -. f I ' s
( 4 B a c H c )
( 1 1) where H , is the coercivity ofthe core and B,, is the peak flux in the inductor. The factor of three-fourths is used to approximate the area of the actual hysteresis loop.
Winding losses in the copper of the inductor are modeled as dc and ac power dissipation. Dc power loss is simply calculated based on the cross sectional area ofthe copper, the length of the inductor, and the known dc current.
Calculating the area of ac current flow in the conductor is more involved, because at high tkequencies, skin effect cannot be neglected. We approximated the ac conduction region as roughly a skin depth around the perimeter of the copper, with correction factors as detailed in The ac resistance is calculated with this method for each of the five Fourier components, as discussed above, and the losses due to each are summed. Table I cffcct of various cocrcivitics and ripplc ratios on the efficiency and power per area of thc inductor. Fig. 6 shows the power per area while Fig. 7 shows the require permeability for designs with various coercivities and ripple ratios. Satisfactory performance is possible with coercivitics as high as 5 Oc. Thc optimal ripplc ratio for high power density varies as a function of coercivity, but is simiIar to the optimal ripple ratio for minimizing output capacitance and output voltagc disturbance for a singlc- phase converter, calculated in Section 11.
V. CONCLUSION
The relationship between ripple ratio and total voltage disturbance given a load-current step has been explored, based on ideal control. Optimal ripple ratios to minimize voltage excursion for a single-phase converter have been found, and are typically around a peak-to-peak ripple of twice the dc output current. For multi-phase converters. optimal ripple ratios based on this criterion are much higher, and a lowcr ripple ratio will typically be chosen based on loss considerations. The performance we have calculated, assuming ideal control, will not be realizable with real control systems. However, it provides a useful benchmark for assessing performance of-' controllers.
Our calculations for an optimized inductor predict substantial perfomiance improvements for microprocessor power delivery with power handling per substrate area of 158 Wlcni2 at 95% efficiency. Operating the converter at an optimal ripple ratio provides for the minimum necessary output capacitance to satisfy an output voltage regulation specification in a single-phase converter. These advances will allow high performance power delivery for future microprocessors.
APPENDIX
The cxpression for the maximum voltagc deviation is derived as follows. First, we consider a decreasing loadcurrent step of magnitude AI, occurring at the time of peak inductor current in the normal ripple cycle. Starting from thc time of the prcccding ripplc current zcro crossing (inductor current equal to load current), we c m integrate the charge flowing into the capacitor. First, as the inductor current incrcases to its peak, wc get a charge contribution We can substitute for L using Performing this substitution, summing (1 3) and (12), and dividing by output capacitance, we can obtain an expression for the voltage excursion To this we must add the capacitor voltage at the time we started integrating charge, which, at a ripple-current zero crossing, is the peak ripple voltage. equal to half the peakto-peak steady-state voltage ripple.
Combining this with (1 5), we obtain 
